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Abstract—Large-scale floating-point matrix multiplication is a
fundamental kernel in many scientific and engineering appli-
cations. Most existing work only focus on accelerating matrix
multiplication on FPGA by adopting a linear systolic array. This
paper towards the extension of this architecture by proposing
a scalable and highly configurable multi-array architecture. In
addition, we propose a work-stealing scheme to ensure the
equality in the workload partition among multiple linear arrays.
Furthermore, an analytical model is developed to determine the
optimal design parameters. Experiments on a real-life convolu-
tional neural network (CNN) show that we can obtain the optimal
extension of the linear array architecture.
I. INTRODUCTION
Large-scale floating-point matrix multiplication is widely
used in many complicated computation tasks such as scien-
tific computing [1] and deep learning [2]. Recently, field-
programmable gate arrays (FPGAs) have become a particularly
attractive option for accelerating large-scale matrix multi-
plication due to their reconfigurability and abundant logic
resources. Previous studies [3–9] have primarily focused on ac-
celerating matrix multiplication on FPGA by using an efficient
architecture, i.e. the one-dimensional systolic array. This archi-
tecture was demonstrated successfully in matrix multiplication
acceleration, which contributes to low bandwidth requirement
and good scalability of the accelerator designs.
In this paper, we focus on the extension of the linear
array architecture. According to our studies, there exist three
approaches to extend the linear array architecture: 1. increasing
the length of the linear array; 2. adopting multiple parallel
linear arrays; 3. combining approaches 1 and 2. As a result,
the design space is significantly expanded, which make it
more difficult to reach the optimal solution than previous
work. In addition, the computation efficiency of the accelerator
is hard to be ensured if we adopt a fixed architecture for
various problem sizes. This paper addresses these challenges
by proposing a highly configurable and scalable multi-array
architecture, which allows users to dynamically change the
number of PEs in used as well as the number of parallel
PE arrays. In addition, a work-stealing scheme is adopted to
guarantee the equality of the workloads partition among the
PE arrays. To determine the optimal design option for the
proposed architecture, we also propose an analytical model to
evaluate the realistic memory bandwidth as well as quantifying
data traffic volumes.
The rest of this paper is organized as follows. We review
the background in Section II. The proposed multi-array ar-
chitecture is illustrated in Section III. Section IV presents the
performance model. The experimental results are presented in
Section V. Section VI concludes this paper.
II. BACKGROUND
In this paper, we focus on the dense matrix multiplication
(MM) algorithm: C = A × B, where matrix A ∈ RM×K , B
∈ RK×N and C ∈ RM×N , respectively. Equation 1 describes
the computation pattern of this algorithm:
ci,j =
n∑
k=1
ai,k · bk,j . (1)
Since it is infeasible to store the entire input and output
matrices on the FPGA, abundant researches [4–8, 10, 11]
adopt a similar block matrix multiplication algorithm in their
designs. Here, we introduce the block matrix multiplication
algorithm in Dou [6], which has been proved to be successful
in matrix multiplication acceleration. Initially, matrix A is
split into dM/Sie sub-blocks (namely SA) of size Si × K
and matrix B is partitioned into dN/Sje sub-blocks (namely
SB) of size K × Sj . In this way, the result matrix C can be
calculated by performing sub-block matrix multiplications on
the SAi and SBj , where i ∈ [1, dM/Sie] and j ∈ [1, dN/Sje].
The basic idea of this algorithm is to split the multiplication
of SAi and SBj into multiple inner-product operations of two
vectors, i.e Uk and Vk, where Uk is the kth column of SAi and
Vk is the kth row of SBj (k ∈ [1,K]). Here we define Ci,j
as the product of SAi and SBj , then Ci,j can be calculated
by accumulating C1, C2,.., and CK iteratively, shown as
Ci,j = SAi × SBj =
K∑
k=1
Vk × Uk (2)
III. PROPOSED ARCHITECTURE
Fig. 1 presents an overview of our proposed architecture for
acceleration of matrix multiplication. Due to limited amount
of on-chip memory on FPGAs, the source data and final results
are stored in the off-chip memory (i.e. the DDR). It can be seen
that the accelerator is composed of several modules, namely
the Memory Access Controller (MAC), the Workload Queue
Management (WQM), and the Matrices Processing Engine
(MPE).
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Fig. 1. An overview of our proposed architecture.
A. MPE Design
The MPE is the kernel computation module of our architec-
ture. As shown in Fig. 1, the MPE module consists of several
linear arrays of PEs, in addition with some multiplexers placed
between adjacent PE arrays.
We apply two operation modes in the two adjacent PE
arrays, namely the Independent mode and the Cooperation
mode. In the Independent mode, the multiplexer between the
PE arrays is disabled, meaning that the PE arrays can execute
computation tasks independently without any data commu-
nication. While in the Cooperation mode, the multiplexer
between the PE arrays is enabled. As a result, the data paths
of the PE arrays are connected by the multiplexer. As shown
in Fig. 1, the PE array that placed behind a multiplier can
fetch data from the proceeding PE array in this mode. In
Cooperation mode, the required memory bandwidth of the PE
arrays is lower since the PE arrays share the same memory
interface when they are connected. In addition, larger block
sizes can be supported in the Cooperation mode since the
number of PEs in the connected array has increased. Note
that the multipliers are initialized by the host CPU, meaning
that the multi-array architecture is highly configurable. More
importantly, our architecture preserves the scalability of the
linear array architecture.
The fully pipelined structure of PE is presented in the right
part of Fig. 1. It can be seen that the PE consists of two sets
of data registers for input data buffering, three First-In-First-
Outs (FIFOs) for delivering data between PEs, local memory
for temperate data storing, and floating-point multiply-and-
accumulate unit (FMAC). Different from previous studies,
we implement additional control units to support arbitrary
block size. In addition, we implement a phase synchronization
unit (PSU ) to guarantee the correctness of the final results
when the block sizes for matrices A and B are different. By
conditionally inserting stalls into the computation pipeline of
the PE, the PSU ensures that the kth column of SA and
kth row of SB are fetched into each PE simultaneously. The
dataflow in each PE consists of three stages:
Prefetch. In this stage, the PE picks up the corresponding
element in V1 (i.e. the first column of SA) based on the PE
identifier (PID), then stores the data into the local register Ra.
For instance, PE1 with PID = 1 will picks up the second
element in V1.
Compute. In this stage, the kth row of SB (i.e. Uk) and
the (k + 1)th column of SA (i.e. Vk+1) are fetched into the
PE simultaneously, where 1 < k ≤ K. The buffered element
in Ra is multiplied with all the elements of SBk in order.
Therefore, the data buffered in Ra is reused Sj times. In the
meantime, the PE also buffers the corresponding data in Vk+1
into Ra. Note that we apply double buffering in Ra to overlap
buffering data of the next iteration and computation of the
current iteration. The products of the multipliers in FMAC
are then added with the intermediate results generated in the
previous iteration, which are stored in the local memory Mc.
Finally, the newly sums are written back into the memory Mc.
Note that in the last iteration (i.e. k = K), the final results are
written into FIFO fc instead of memory Mc.
Write back. In this stage, the PE sends its local results to
the proceeding PE or the MAC module (only PE0) from the
fc. As a results, the result data are delivered from the end of
each independent PE arrays to the MAC module.
B. WQM Design
The WQM module is responsible for workloads assignment
for the PE arrays. It manages multiple workload queues to
buffer the computation tasks for the PE arrays. Note that
one workload queue corresponds to one PE array. For the
proposed multi-array architecture, the steadiness of an even
partition of workloads among PE arrays is the key to achieve
better performance. However, it is difficult to ensure that the
workloads are always equally partitioned during the whole
computation procedures of PE arrays. For example, sometime
the PE array which is assigned with less workloads could
obtain higher memory bandwidth, which may worsen the
inequality of workloads partition. As a result, the system
performance would bottlenecked by the PE array with the most
workloads. To address this issue, we adopt the work-stealing
scheme [12] in the design of the WQM module.
The basic idea of the work-stealing scheme is to enable an
idle PE array to acquire computation tasks from the overloaded
PE array(s). Fig. 2 depicts the working procedure of the work-
stealing scheme. Note that a controller (omitted in Fig. 2)
is designed to manage the workload delivery among the
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Fig. 2. Illustration of our proposed work-stealing scheme.
workload queues. It can be seen that a counter is implemented
to record the number of tasks for each workload queue. Once
the controller detects that a workload queue becomes empty,
it will immediately steal a task from a non-empty queue,
then load it into the empty workload queue. If there exist
more than one non-empty queues, the controller will select
the workload queue that with the most workloads as target, by
comparing the corresponding counters of the workload queues.
It is important to note that we implement a round-robin arbiter
in the controller to arbitrate multiple concurrent work-stealing
requests. The controller repeats the detection and arbitration
during the entire computation procedure of the PE arrays.
C. MAC Design
The MAC module is responsible for managing data transfer
between the external memory and the accelerator. As shown in
Fig. 2, the workloads executed by the MAC module are orga-
nized by a self-defined data structure named buffer descriptor.
A buffer descriptor contains the following parameters: ADDR
specifies the memory locations that store the sub-matrices;
STR specifies the stride of each memory transfer; BZ speci-
fies the block sizes and ITER K specifies the iteration (K).
As mentioned in the above context, elements of matrix A are
fetched into the PE arrays in column-major order. However,
the matrix A is stored in row-major order. Therefore, the
access of matrix A may cause inefficient memory bandwidth
utilization. To improve the effective memory bandwidth, we
transpose matrix A to allow its data to be fetched in row-
major order. In this way, the burst transfer mode that favored
by the external memory can be used to access both matrices A
and B. As a result, the memory bandwidth for the accelerator
is significantly improved, which contributes to performance
improvement of the overall system.
IV. PERFORMANCE MODELING
In this section, we will illustrate how to determine the
optimal solution of mapping the block matrix multiplication
algorithm onto the multi-array architecture.
Let the bandwidth of the off-chip memory be BW (MB/s),
the number of PE in a single PE array be P (when all the
multiplexers are disabled), the number of PE arrays work in
parallel be Np, block size of the matrix A (on rows) be Si
and block size of the matrix B (on columns) be Sj . For A of
size M × K and B of size K × N , the average number of
sub-block matrix multiplications performed by each PE array
can be expressed as
Nwork = d 1
Np
× dM
Si
e × dN
Sj
ee. (3)
Note that we pad matrices A and B with zeros if M and N
are not integer multiples of Si and Sj . In addition, the time
(in seconds) taken to load a workload (i.e. SAi and SBj) and
write back the corresponding Ci,j can be calculated by
Twork =
4× (Si ×K + Sj ×K + Si × Sj)
BW
. (4)
To simplify the model, we assume that all the workloads
are equally partitioned. Therefore, the time taken to transfer
data between the external memory and the PE arrays can be
expressed as
Ttrans = Nwork × Twork. (5)
According to the data path described in section III, the
computation time Tcompute (in seconds) of a single PE array
can be determined as follows:
Tcompute =
Nwork × (Si +max{Si, Sj} ×K + Stagefmac)
Facc
,
(6)
where Stagefmac denotes the stages of the computation
pipeline in each PE, and Facc is the working frequency of the
accelerator. Since the memory access and computation process
are overlapped in our architecture, it is difficult to directly
estimate the execution time of the accelerator. However, the
lower bound and upper bound of the execution time Ttotal can
be determined by
Tcompute < Ttotal < Ttrans + Tcompute. (7)
To simplify the discussion on the parameters that affect Ttotal,
we assume Si = Sj for the rest of this paper. It can be inferred
that the attainable memory bandwidth BW for each PE array
is mainly affected by Np and Si, which can be expressed by
BW = f(Np, Si). (8)
This is because Si determines te burst length of memory
access, and Np affects the conflicts of memory accesses of the
PE arrays. From equations 3, 4, 5, 6 and 8, it can be seen that
Np and Si are the key factors that affect the performance of
our accelerator. To reduce the size of design space, we consider
the constraints on Np and Si. We observe that there exists a
relationship between Si and Np. For better understanding, we
denote Pm = 4 as the maximum number of the independent
PE arrays (when all the multiplexers are disabled), then the
relationship between Np and Si can be determined as Np ∈ {1, 2, 3, 4}, if 1 ≤ Si ≤ PNp ∈ {1, 2}, if P < Si ≤ 2P
Np = 1, if 2P < Si ≤ 4P
. (9)
To this end, the size of design space can be reduced with the
assistance of equation 9. Given the fixed problem size and
Pm ∗P (i.e. the total number of PEs), the proposed analytical
model can be used to determine the optimal < Si, Np > that
minimizes the range of Ttotal.
TABLE I
POST-SYNTHESIS RESOURCE UTILIZATION.
Resource DSP48Es BRAMs Flip-Flops LUTs
Utilization 1032 560.50 292016 192493
percentage(%) 28.67 38.13 33.70 44.44
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Fig. 4. Comparison of the estimated execution time and actual execution time
for conv-2.
V. EXPERIMENTAL RESULTS
The FPGA platform used in our experiment is the Xilinx
VC709 board, which equips with a XC7VX690T FPGA and
two DDR3 DRAMs. In addition, all synthesized results are
obtained from Xilinx Vivado 2016.4.
In order to quantify function f , we evaluate the average
effective memory bandwidth of a PE array in terms of block
sizes and number of PE arrays. As shown in Fig. 3, two obser-
vations can be found. First, the effective memory bandwidth
goes up with the increase of block size. Second, the effective
bandwidth declines when we increase the number of PE arrays.
As a case study, we use a real-life CNN model, AlexNet
[13], to validate our analytical model. Note that AlexNet com-
prises of five convolutional layers and three fully connected
layers, and the computation patterns of these layers can be
converted to matrix multiplication [14]. Note that we are
TABLE II
OPTIMAL (Np, Si) OF ALL LAYERS IN ALEXNET.
Layers M ∗K ∗N Optimal Performance (GFLOPS)
(Np, Si) Optimal Np = 4 Np = 1
Conv-1 96*363*3025 (2,128) 59.7 57.1 49.2
Conv-2 128*1200*729 (2,128) 87.8 70.3 61.4
Conv-3 384*2304*169 (2, 96) 64.9 62.9 57.4
Conv-4 192*1728*169 (2, 96) 64.1 54.8 51.2
Conv-5 128*1728*169 (2,128) 62.9 44.9 43.9
fc-6 128*9216*4096 (2,128) 100.9 79.3 70.7
fc-7 128*4096*4096 (2,128) 99.3 78.1 69.5
fc-8 128*4096*1000 (2,128) 96.9 83.6 67.8
mainly focus on determining the optimal design parameters
under fixed Pm and P , therefore we do not make full use of the
resource of the FPGA to pursuit maximum performance. In our
experiment, we set Pm = 4 and P = 64. After post-synthesis,
a maximum frequency of 200 MHz (Facc) is achieved. Table
I summarized the resource utilization of the overall system. It
can be seen that the overall resource utilization is below 50%,
which contributes to the high frequency of our accelerator.
We give a detailed comparison between the predicted and
actual execution time for conv-2 in Fig. 4. It can be seen that
the predicted lower bound of execution time closely follows
the actual measurement when the memory requirement of each
PE array is satisfied. However, when the memory bandwidth
requirement is unsatisfied, the actual time of each PE array
becomes more close to the upper bound of predicted execution
time. In addition, it can also be found that using multiple PE
arrays does not ensure the optimal performance. For example,
the case of (Np, Si) = (1, 32) achieves lower execution time
than the case of (Np, Si) = (2, 16). The main reason is
that both of the cases are memory-bound (< 1.6 GB/s), and
the case of (Np, Si) = (1, 32) can reach higher memory
bandwidth (it can be confirmed by Fig. 3), which contributes
to its higher performance.
The optimal < Np, Si > of all the layers in AlexNet
is given in Table II. It can be seen that when compared
to other extension approaches, i.e extending the number of
PEs only (Np = 1, P = 256) and extending the number
of PE arrays only (Np = 4, P = 64), our accelerator that
implemented with the optimal < Np, Si > achieves the highest
performance for all layers. In addition, our accelerator achieves
100.9 GFLOPS for fc-6, which demonstrates that our multi-
array architecture can achieve high ratio (i.e. up to 98.6%) of
sustained performance to theoretical peak performance (which
is denoted by 2× Facc × Pm × P [6]).
VI. CONCLUSION
In this paper, we focus on the architecture extension of the
linear array architecture for matrix multiplication on FPGA,
by proposing a highly configurable and scalable multi-array
architecture. We employ a work-stealing scheme to realize
workload balancing among PE arrays. An efficient analytical
model is developed to determine the optimal design options
for the architecture extension. Experimental results show that
our optimal extension of the linear array architecture can reach
the highest performance and computation efficiency.
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